|
“ PrimeTime 1 ”
培训课程
北京集成电路设计园与Synopsys公司将于2008年3月12日-14日举办“PrimeTime 1”培训课程，以帮助IC工程师进一步全面系统地理解IC设计概念与方法。培训将采用Synopsys公司相关领域的培训教材，并由Synopsys公司资深工程师主讲，培训方式以讲课和实验穿插进行，保证一人一机及足够的上机时间，并按要求完成所有的实验操作，培训结束颁发培训证书。
以下是课程介绍：
PrimeTime 1
OVERVIEW
This workshop will show you how to maximize
your productivity when using PrimeTime. You will learn how to
identify the opportunities to improve run time, prepare for STA on
your design and master the skills required to investigate and gain
familiarity with the clocks and clock controlling signals that will
largely dictate your STA results.
This workshop will spend almost an entire day in training you how to
use the critical report_timing command, so you can quickly identify
and debug almost any timing problem. You will also learn how to set
up useful procedures, variables and aliases and find help quickly.
At the end of the workshop, you will know how to use a
straightforward and simple methodology to create and execute
error-free run scripts.
The workshop uses an SDF based flow; however
the material covered is essential for users performing STA using
parasitics as well.
Hands on labs follow each training module,
allowing the user to apply the skills learned in lecture.
OBJECTIVES
At the end of this workshop the student should
be able to:
-
Interpret the essential details in a timing report
for setup and hold, recovery and removal, and clock gating setup
and hold
-
Generate timing reports for specific paths and with
specific details
-
Generate summary reports of the design violations
organized by clock, slack or by timing check
-
Create, execute and debug a PrimeTime run script
-
Identify opportunities to improve run time
-
Create a saved session and subsequently restore the
saved session
-
Identify the primary clock sources and the clock
controlling signals in an unfamiliar design
-
Prepare for performing STA on a design and then use
this knowledge to respond to, focus and debug your timing
analysis
AUDIENCE PROFILE
Design or verification engineers who perform
STA using PrimeTime.
PREREQUISITES
To benefit the most from the material
presented in this workshop, students should have:
-
A basic understanding of digital IC design
-
Familiarity with UNIX workstations running X-windows
-
Familiarity with vi, emacs, or other UNIX text
editors
COURSE OUTLINE
Day 1: Timing Reports
-
Fundamentals of STA
-
Interpret timing reports
-
Generate timing reports for specific paths with
specific details
Day 2: Run PrimeTime
-
Create a setup file
-
Create and execute a run script
-
Identify opportunities for improving run time
Day 3: Prepare for STA
-
Understand the design clocks and how they affect STA
-
Understand other constraints and how they affect STA
SYNOPSYS TOOLS USED
讲 师：Synopsys公司资深工程师
培训时间：2008年3月12日—14日9：00—17：00
培训地点：北京市海淀区知春路27号量子芯座5层培训中心
培训费用：人民币800元/人/天（含培训费、实验费、教材费、午餐）；
采用现金、支票、汇款支付均可。
报名电话：82351166 传真：82357178
E－mail ：ictrain@bjicpark.com
网址：www.bjicpark.com
报名回执下载
交费地点：北京市海淀区知春路27号量子芯座5层北京集成电路设计园培训中心
请于开课前提前10个工作日将报名回执传真或Email至设计园，提前2个工作日将培训费用（现金、支票、汇款均可）交到设计园。
单位名称：北京集成电路设计园有限责任公司
开户银行：招商银行大运村支行
银行帐号：6381001510001
行 号：649
|
